Talk:Hardware: Difference between revisions

From Sharpfin
Jump to navigation Jump to search
(Test Points)
Line 18: Line 18:


That's exactly what I believe. The PIC must hold the serial number since I've removed the flash from mine, replaced it with another and I still have the same serial. I suspect the PIC also holds a key - possibly in a similar fashion to a GSM SIM card. A random challenge from  the Reciva servers is passed to the PIC, the PIC generates a response and a ciphering key maybe? Of course the PIC could be used to perform all the encryption/decryption itself but that would seem to be an unnecessary bottleneck. --[[User:Rdk|Rdk]] 19:30, 13 August 2007 (CEST)
That's exactly what I believe. The PIC must hold the serial number since I've removed the flash from mine, replaced it with another and I still have the same serial. I suspect the PIC also holds a key - possibly in a similar fashion to a GSM SIM card. A random challenge from  the Reciva servers is passed to the PIC, the PIC generates a response and a ciphering key maybe? Of course the PIC could be used to perform all the encryption/decryption itself but that would seem to be an unnecessary bottleneck. --[[User:Rdk|Rdk]] 19:30, 13 August 2007 (CEST)
== Test Points ==
I replied to Trumpton regarding the pr5/pr6/pr7 testpoints shown on the board outline picture on my internetradiohack blog, but thought I ought to mention it here too.
I was looking to identify which (if any) of the testpoints were for JTAG after removing the S3C2410 processor. At the same time I also checked out the cluster of 3 testpoints labelled pr5, pr6 and pr7 that were hoped to be a serial port. Unfortunately that doesn't seem to be the case they seem to be:
pr5 - L16/UEXTCLK/GPH8
pr6 - J11/EXTCLK
pr7 - J17/nBATT_FLT
Bearing in mind that all the useful flash chip pins appear as testpoints on the board - maybe the nBATT_FLT is used to prevent the processor from powering up and contending the pins used by the flash so that it may be programmed in situ with an external programmer.

Revision as of 20:05, 13 August 2007

Barracuda Revisions

The Logik IR100 I own has a Barracuda board marked 'ISSUE D'. It has a number of differences from the board shown in this wiki. The ATMEL chip has been replaced by a PIC12f508. The large chip marked 32C55 is not present (though the pads still exist) and there are a handful of extra resistors/capacitors/empty pads.

I suspect that the PIC/ATMEL chips may hold the serial number and possibly take part in the encryption scheme used to talk to the Reciva server.

I would also be interested to know what HW Version numbers other radios display (from the Configure -> <Version> -> <Hardware> menu). The Logik IR100 show 1012. Rdk 16:55, 8 March 2007 (CET)

Onboard PCM

Is the audio really onboard? The output of dmesg says there is a Wolfson wm8721 on the I2C and IIS buses. Jpr 11:50, 4 May 2007 (CEST)

Atmel/PIC

Is it possible the Atmel/PIC holds the device serial number/handles the crypto associated with the reciva:// protocol? Noodles, 22 July 2007

That's exactly what I believe. The PIC must hold the serial number since I've removed the flash from mine, replaced it with another and I still have the same serial. I suspect the PIC also holds a key - possibly in a similar fashion to a GSM SIM card. A random challenge from the Reciva servers is passed to the PIC, the PIC generates a response and a ciphering key maybe? Of course the PIC could be used to perform all the encryption/decryption itself but that would seem to be an unnecessary bottleneck. --Rdk 19:30, 13 August 2007 (CEST)

Test Points

I replied to Trumpton regarding the pr5/pr6/pr7 testpoints shown on the board outline picture on my internetradiohack blog, but thought I ought to mention it here too.

I was looking to identify which (if any) of the testpoints were for JTAG after removing the S3C2410 processor. At the same time I also checked out the cluster of 3 testpoints labelled pr5, pr6 and pr7 that were hoped to be a serial port. Unfortunately that doesn't seem to be the case they seem to be:

pr5 - L16/UEXTCLK/GPH8 pr6 - J11/EXTCLK pr7 - J17/nBATT_FLT

Bearing in mind that all the useful flash chip pins appear as testpoints on the board - maybe the nBATT_FLT is used to prevent the processor from powering up and contending the pins used by the flash so that it may be programmed in situ with an external programmer.